Storage Systems (StoSys) XM_0092

Lecture 2: Host Interfacing and Software implications

Animesh Trivedi Autumn 2020, Period 2



Syllabus outline

1. Welcome and introduction to NVM (today)

2. Host interfacing and software implications



- 3. Flash Translation Layer (FTL) and Garbage Collection (GC)
- 4. NVM Block Storage File systems
- 5. NVM Block Storage Key-Value Stores
- 6. Emerging Byte-addressable Storage
- 7. Networked NVM Storage
- 8. Trends: Specialization and Programmability
- 9. Distributed Storage / Systems I
- 10. Distributed Storage / Systems II

Context for Further Lectures

- We will use the term NVM to broadly refer to solid state technologies like NAND Flash and/or Optane
- 2. NAND Flash is specifically used in the context of NAND Flash as a block storage device
 - a. There were prototypes to make flash byte-addressable, and/or as memory but they remain research prototypes
- 3. In the context of Optane we will make it clear from the context if we are talking about as a "<u>storage</u>" device, or as a "<u>memory</u>" device
 - a. Lecture 6 is about Optane as memory (otherwise we mostly are talking about storage)

Ramifications of Fast Flash Storage

First flash storage devices in mainstream computing showed up in mid-2000s (2005-2006-2007)


 Recall that flash NAND/NOR are already used extensively in embedded systems, ROM/BIOS, etc.

Typically (and often) a new technology is packed behind a known systems interface

First generation of flash devices were packaged as a fast "HDD" running with compatible SAS/SATA HDD protocols for data transfers



Classical HDD Setup: AHCI Setup




AHCI is implemented in motherboards


Single point to implement protocol translation between PCIe and SATA

Support multiple devices types (HDD, optical drives, floppy drives?)

AHCI Challenges



Single bottleneck for performance, SATA speeds (or SAS) were just not fast enough





Challenges with the Storage Protocols

Beyond just the hardware speeds

- SAS/SATA protocols were too slow to evolve, took multi years for one standard to get the next
 - See the time between different version 4-5 years, it has improved later
- The AHCI centralized complex became (hardware) performance bottleneck as request has an intermediary stop
 - Low latency
 - High IOPS
 - Complexity of implementation and revision with new generation of flash drives
 - Could take up to 6 microseconds on the wire

Linux Storage Stack Components






Very High Software Overheads

(2010) timeframe

 It takes ~20,000 instructions to issue and complete a 4kB request in Linux

In a setup with an experimental device (Moneta)

- 13 μsec out of 23 usec is software overhead (62%)
 - 2µs for I/O no-op scheduling
 - VFS locking
- For RAID-HDD this is less than 1%



To Summarize

2008-2009-2010 timeframe


• Fast high-bandwidth flash SSDs were hitting the market

However, their performance was bottlenecked by the


- Hardware overheads: AHCI interfaces and SAS/SATA protocols
- Software overheads: So many design decisions made for slow storage devices (i.e., HDDs) that needed revision

A radically new way of integration of new storage was needed....

Connect NVM Storage Directly to PCIe



Processor Socket
Complex
(memory
controller, caches,
cores, etc.)



Attach them directly on the PCIe bus, why?

- No HBA, directly to CPU
- Scalable port width (1-16x lanes)
- High bandwidth/lane (~500MB/lane for v2.0, today 4.0 has 2 GB/lane)
- Standard bus, supported by all
- Large configuration/data space
- Power efficient ...

Multiple Competitive Standards and Proprietary Solutions



ONE MILLION RAND IOPS (r/w mix)

April 06, 2009 12:47 PM Eastern Daylight Time

Image yourself in 2009

 you spent all your life optimizing to squeeze out a bit of performance from storage

- A HDD does ~100s of random IOPS
- You can pack 30s of them in a single server
 - ~a few thousand IOPS
- Then comes Fusion IO ...

SALT LAKE CITY--(BUSINESS WIRE)--First graph, second sentence of release should read: built a system using five 320GB ioDrive Duos and six 160GB ioDrives (sted using five 320MB ioDrive Duos and six 160MB ioDrives.)

"Quad-Core AMD Opteron processors help drive efficiencies and reduce complexities with innovations that enable superior performance"

Tweet this

The corrected release reads:

FUSION-IO BREAKS STORAGE PERFORMANCE BARRIERS, EXCEEDING
1 MILLION IOPS AND 8 GB/S THROUGHPUT WITHIN A SINGLE HP
PROLIANT SERVER

Fusion-io, the leader in application-centric, solid-state architecture and high-

performance I/O solutions, working with HP, the world's largest technology company, today announced that they exceeded an astonishing 1 million IOPS (I/O Operations Per Second) and eight gigabytes per second (GB/s) sustained throughput using a single HP ProLiant server.


Working together in HP's ProLiant engineering labs in Houston, technologists from HP and Fusion-io built a system using five 320GB ioDrive Duos and six 160GB ioDrives in a single HP ProLiant DL785 G5 server, funning with four Quad-Core AMD Opteron™ processors. This standard configuration allowed the engineers to reach an unprecedented eight GB/s sustained throughput, making it possible to achieve 1,009,384 IOPS using 2KB random 70/30 read/write mix, as measured using the fio benchmark.

Emergence of NVM Express

NVM Express is a protocol specification regarding how host software communicates with non-volatile memory across a PCI Express (PCIe) bus


- A set of command and response
- Designed for high performance, highly parallel PCIe NVM storage devices
- Has scope to define lots of control commands for device management
 - FTL, firmware, temperate, errors, etc.






NVMe Ideas - Namespaces

Key challenge: how to exploit parallelism inside the device



Multiple independent partition of a device (block range start:end) Independent I/O channels can be created in namespaces

NVMe Ideas - Command/Completion Queues



A command queue and completion queue based structure

- Small commands 64 Bytes (no legacy stuff). Initially, 10 admin commands, and 3 I/O commands (r/w/f)
- 64K queues
- 64K deep, outstanding requests
- A large number of interrupt mapping possible
- Any possible mapping of command:completion queue possible based on the architecture

In Comparison to AHCI vs. NVMe

- 1. Aggregation vs Point-to-Point Architecture
 - a. AHCI is a single point of aggregation vs NVMe are point-to-point PCIe lanes
 - b. Helps with high bandwidth, scalable performance
- 2. Opportunities to exploit device parallelism
 - a. HDDs are slow, and queuing up inside the device does not help much
 - b. NVM SSDs are fast, and have lots of parallel parts
 - c. Hence, 64K queue, 64K deep (vs AHCI 32 ports/queues, 32 deep)
 - d. Support for multiple interrupts (NVMe) vs single interrupt to AHCI
- 3. Lightweight device interaction and streamlined shared data structures
 - a. 9 device register read/write (AHCI) vs 2 device register (NVMe) read writes for a command completion
 - b. Possibility to amortize command issuing over multiple commands in one go (max 64K)
- 4. Possibility to multipath and networking over PCIe

Early Prototyping (Chatham NVMe Prototype)

Chatham NVMe Prototype




NVMe reduces latency overhead by more than 50%


SCSI/SAS : 6.0 μs 19,500 cycles

NVMe : 2.8 μs 9,100 cycles

PCIe removes the **hardware/link overheads**NVMe removes the **protocol overheads**




NVM Express: Reduces Software Overheads




- From HDD to SATA SSD the relative overhead of software is increased from 0.5% to 28%
- NVMe reduces the relative software overhead to ~7%


NVM Express: Improves IOPS and Bandwidth



- 750K IOPS in a single NVMe device!
- 3 GB/sec bandwidth (bounded by the PCIe links)

NVM Express: I/O Latencies






1-3 orders of magnitude better read performance (in comparison to SATA SSD and HDD) Similar random and sequential read/write latencies (we will see later, one is better than the other)

NVM Express Latencies

PCIe removes the **hardware/link overheads**NVMe removes the **protocol overheads**



Today: NVM Express

One of the most popular and de-facto standard for high-performance NVM storage devices




A comprehensive set of control, data command set, semantics, and response

Constantly being updated to include the demands from the industries and input from academia

In the project, you talk to your NVM device using the NVMe command set

The Linux Storage Stack - Software (simplified)



Linux Block IO: Introducing Multi-queue SSD Access on Multi-core Systems

(2013)

Linux Block IO: Introducing Multi-queue SSD Access on Multi-core Systems

Matias Bjørling*

Jens Axboet

David Nellans† Philip

(jaxboe.dnellans)@fusionio.com

Philippe Bonnet*

*IT University of Copenhagen {mabj,phbo}@itu.dk

ABSTRACT

The IO performance of storage devices has accelerated from hundreds of IOPS five years ago, to hundreds of thousands of IOPS today, and tens of millions of IOPS projected in five years. This sharp evolution is primarily due to the introduction of NAND-flash devices and their data parallel design. In this work, we demonstrate that the block layer within the operating system, originally designed to handle thousands of IOPS, has become a bottleneck to overall storage system performance, specially on the high NUMA-factor processors systems that are becoming commonplace. We describe the design of a next generation block layer that is capable of handling tens of millions of IOPS on a multi-core system equipped with a single storage device. Our experiments show that our design scales graciously with the number of cores, even on NUMA systems with multiple sockets.

Categories and Subject Descriptors

D.4.2 [Operating System]: Storage Management—Secondary storage; D.4.8 [Operating System]: Performance—measurements

General Terms

Design, Experimentation, Measurement, Performance.

Keywords

Linux, Block Layer, Solid State Drives, Non-volatile Memory, Latency, Throughput.

1 Introduction

0 1M 7850 800k 6000k 608000




Figure 1: IOPS for 4K random read for five SSD devices.

(e.g., flash or phase-change memory [11, 6]) is transforming the performance characteristics of secondary storage. SSDs often exhibit little latency difference between sequential and random IOs [16]. IO latency for SSDs is in the order of tens of microseconds as opposed to tens of milliseconds for HDDs. Large internal data parallelism in SSDs disks enables many concurrent IO operations which, in turn, allows single devices to achieve close to a million IOs per second (IOPS) for random accesses, as opposed to just hundreds on traditional magnetic hard drives. In Figure 1, we illustrate the evolution of SSD performance over the last couple of years.


A similar, albeit slower, performance transformation has already been witnessed for network systems. Ethernet speed evolved steadily from 10 Mb/s in the early 1990s to 100 Gb/s in 2010. Such a regular evolution over a 20 years period has allowed for a smooth transition between lab prototypes and mainstream deployments over time. For storage, the rate of change is much faster. We have seen a 10,000x improvement

Key Challenge

In early 2010, lots of hardware/protocol level optimization were happening

Two trends were evident

- 1. Performance of NVM SSD (i.e., flash) was improving rapidly
- 2. Single CPU performance was stalled
 - a. Most gains came from multi-core / multi-socket systems




The Linux I/O Stack

The Linux Block Layer


- Unified interface to application and device drivers
- Provides many common services like IO scheduling, fairness, accounting, error handling, etc.

An essential part of the storage I/O

 Can this scale on multi-core machines to match the SSD performance?



Performance Evaluation of Block I/O



Poor collapse of performance as the number of cores / socket increases

Key Reasons

1. Request queue locking


the single request queue becomes the single point of contention in multi core machine

2. Hardware interrupts

driver/stack was not ready to distribute load generated by interrupts on the cpu0

3. Remote Memory Access

Cross socket memory access to issue and complete a request, poor performance



Key Proposals


A two stage split **multi-queue** interface

Software Staging Queues


- Local to each core/socket → reduces contention and NUMA memory accesses
- Hook to provide OS/software services
- Software manipulation does not need syncing between cores

Hardware Dispatch Queues

- Any number of queues supported by the device
- Use the queues close to the CPU core
- Helps to use and distribute interrupts
 - Interrupts/queue (simplified)



Significant Baseline Improvements




- General improvements across the spectrum (but still)
 - o Raw is performance when the block layer is skipped
- Second socket leads to fall in performance for Single Queue (SQ)
 - Coherence and locking
- Multiqueue (MQ) follows the performance of raw closely


Application-Level I/O Submission

Optimizations in the application-level API and implementation (libaio)

- A global context list lock
 - Replaced by lockless list with CAS instructions
- A completion ring based notification to the user thread
 - o Remove it
- Various shared variables throughout the stack
 - Reimplement them with per-core variables and CAS instructions



As a Result ...



Managed to push IOPS close to 15 million IOPS

More importantly, made the Linux block layer scalable and ready for future NVM devices

When Poll is Better than Interrupt (2012)

When Poll is Better than Interrupt

Jisoo Yang Dave B. Mintum Frank Hady

[jisoo.yang | dave.b.minturn | frank.hady] (at) intel.com

Intel Corporation

Abstract

In a traditional block I/O path, the operating system completes virtually all I/Os asynchronously via interrupts. However, performing storage I/O with ultra-low latency devices using next-generation non-volatile memory, it can be shown that polling for the completion - hence wasting clock cycles during the I/O - delivers higher performance than traditional interrupt-driven I/O. This paper thus argues for the synchronous completion of block I/O first by presenting strong empirical evidence showing a stack latency advantage, second by delineating limits with the current interrupt-driven path, and third by proving that synchronous completion is indeed safe and correct. This paper further discusses challenges and opportunities introduced by synchronous I/O completion model for both operating system kernels and user applications.

1 Introduction

When an operating system kernel processes a block storage I/O request, the kernel usually submits and completes the I/O request asynchronously, releasing the CPU to perform other tasks while the hardware device completes the storage operation. In addition to the CPU pass the kernel's heavyweight asynchronous block I/O subsystem, reducing CPU clock cycles needed to process I/Os. However, a necessary condition is that the CPU has to spin-wait for the completion from the device, increasing the cycles used.

Using a prototype DRAM-based storage device to mimic the potential performance of a very fast next-generation SSD, we verified that the synchronous model completes an individual I/O faster and consumes less CPU clock cycles despite having to poll. The device is fast enough that the spinning time is smaller than the overhead of the asynchronous I/O completion model.

Interrupt-driven asynchronous completion introduces additional performance issues when used with very fast SSDs such as our prototype. Asynchronous completion may suffer from lower I/O rates even when scaled to many outstanding I/Os across many threads. We empirically confirmed this with Linux,* and examine the system overheads of interrupt handling, cache pollution, CPU power-state transitions associated with the asynchronous model.


We also demonstrate that the synchronous completion model is correct and simple with respect to maintaining I/O ordering when used with application interfaces such Any guesses, why?

Faster yes, but better?

The Classic Way of Doing I/O

Asynchronous I/O (*it is a loaded term*)


- Software issues a request
- And then switches to something else
- (At some point in future) Request completes and there is an interrupt for notification



The Classic Way of Doing I/O

Asynchronous I/O (it is a loaded term)

- Software issues a request
- And then switches to something else
- (At some point in future) Request completes and there is an interrupt for notification




Challenges with the Classical Way

- Device latencies are improving significantly
 - 10s of useconds, overheads shifting from hardware to software
- Scheduling and context switching have latencies comparable to device I/O
 - Does it make sense to context switch when the I/O will be completing in that time?
- Interrupt generation and processing take time
 - Interrupts destroy the current execution context
 - Poor cache profile, and instruction pipeline flushing
 - Interrupt storm / livelocks (high-performance networking problem in storage)
- Gap in the load, results in CPU entering the energy saving "C" states, thus, introducing latencies of 1-2 useconds


Synchronous Completion: Polling

Constantly *poll* to check if the command is completed


- In-place command completion (hence, synchronous in order)
- Better performance why? (always or in specific conditions?)




Asynchronous vs. Synchronous Completion Timeline



Performance: Sync. vs. Async. Completion





For a single I/O latency

- C-State introduces latencies
- Sync is faster than the async


As interrupts are not taken, less context switches → results in **better** utilization of the CPU cycles (even perhaps both of them use 100% of CPU cycles)

Usability Spectrum

Like everything in systems, there is no all-good optimizations. When to poll?

- When device service time is comparable to software overheads
 - Cost of scheduling
 - Cost of taking interrupts
 - Device latencies
- Application overheads
 - Can kernel figure out always when to poll? How can application tell kernel to poll?
 - Buffer management

Short answer: Measure and decide:)



In Linux

```
atr@atr-XPS-13:~$ cat /sys/block/nvme0n1/queue/io_poll
1
atr@atr-XPS-13:~$ cat /sys/block/nvme0n1/queue/io_poll_delay
-1
atr@atr-XPS-13:~$
```

Part of the mainstream kernel

- 1 is enabled with io_poll
- Delay
 - -1: classical spin looping
 - 0 : hybrid strategy, kernel will figure out the best way for you
 - o [any_value]: nanosecond time to delay between checking
- It would be an interesting thesis/research project to evaluate impact of these parameters on the "application" performance

<u>Asynchronous</u> I/O Stack: A Low-latency Kernel I/O Stack for Ultra-Low Latency SSDs (2019)

Asynchronous I/O Stack: A Low-latency Kernel I/O Stack for Ultra-Low Latency SSDs

Gyusun Lee[†], Seokha Shin*[†], Wonsuk Song[†], Tae Jun Ham[§], Jae W. Lee[§], Jinkyu Jeong[†]

** Sungkyunkwan University, ** Seoul National University

*[gyusun.lee, seokha.shin, wonsuk.song]@csi.skku.edu, {taejunham, jaewlee}@snu.ac.kr, jinkyu@skku.edu

Abstract

Today's ultra-low latency SSDs can deliver an I/O latency of sub-ten microseconds. With this dramatically shrunken device time, operations inside the kernel I/O stack, which were traditionally considered lightweight, are no longer a negligible portion. This motivates us to reexamine the storage I/O stack design and propose an asynchronous I/O stack (AIOS), where synchronous operations in the I/O path are replaced by asynchronous ones to overlap I/O-related CPU operations with device I/O. The asynchronous I/O stack leverages a lightweight block layer specialized for NVMe SSDs using the page cache without block I/O scheduling and merging, thereby reducing the sojourn time in the block layer. We prototype the proposed asynchronous I/O stack on the Linux kernel and evaluate it with various workloads. Synthetic FIO benchmarks demonstrate that the application-perceived I/O latency falls into single-digit microseconds for 4 KB random reads on Optane SSD, and the overall I/O latency is reduced by 15-33% across varying block sizes. This I/O latency reduction leads to a significant performance improvement of real-world applications as well: 11-44% IOPS increase on RocksDB and 15-30% throughput improvement on Filebench and OLTP workloads.

One way to alleviate the I/O stack overhead is to allow user processes to directly access storage devices [6, 16, 27, 28, 49]. While this approach is effective in eliminating I/O stack overheads, it tosses many burdens to applications. For example, applications are required to have their own block management layers [49] or file systems [15, 43, 49] to build useful I/O primitives on top of a simple block-level interface (e.g., BlobFS in SPDK). Providing protections between multiple applications or users is also challenging [6, 16, 28, 43]. These burdens limit the applicability of user-level direct access to storage devices [49].

An alternative, more popular way to alleviate the I/O stack overhead is to optimize the kernel I/O stack. Traditionally, the operating system (OS) is in charge of managing storage and providing file abstractions to applications. To make the kernel more suitable for fast storage devices, many prior work proposed various solutions to reduce the I/O stack overheads. Examples of such prior work include the use of polling mechanism to avoid context switching overheads [5,47], removal of bottom halves in interrupt handling [24,35], proposal of scatter/scatter I/O commands [37,50], simple block I/O scheduling [3,24], and so on. These proposals are effective in reducing I/O stack overheads, and some of those are adopted by mainstream OS (e.g., I/O stack for NVMe SSDs in Linux).

What are the Challenges

A new class of ultra-low latency devices

- Optane SSDs, Samsung Z-SSD
- < 10 usec latencies, +3GB/s bandwidth

Pressure on the software stack to deliver performance, do you get the raw device latencies when doing I/O?


Understand that software and optimizations for 100usec
 will look very different than optimizations for 10usec

Polling helps to eliminate the context switch overheads between the time we issue an I/O request to the device and we get a response - good! -





Quantify the Problem




Ultra-low SSDs like Z-SSDs and Optane SSDs have

- Much smaller device-time for reads
- Smaller device-time for writes

Optane SSDs have 50-50 split between hardware and software time, can we do better in software?

The Linux Storage Stack - Software (simplified)



Deeper Dive on the read Path

VFS + Page cache

- Missing page lookups
- Page allocation

File system

- LBA lookup
- Block I/O (bio) alloc
- Submit bio
- Page cache insertion (atomic)

Block layer

Scheduling, merging

NVMe drive

DMA mapping/unmapping

Ultra-low latency	(ULL) devices
Office Town factoricy	(OLL) acvices

Layer	% in kernel time
VFS	9-10.8%
File system	4.5-12%
Block layer	26-28.5%
NVMe driver	10-11%
Scheduling	25-41.5%


Block Layer Overheads

A lots of steps inside the block layer


- Dynamic allocation of struct bio
 - Separate slab cache
- Transformation of a bio (kernel) to an I/O request (device)
- Passing through software and hardware queues (multiQ)
- IO descriptor object and preparing a DMA request for transfer
 - Memory mapping/unmapping

Lots of step (are they all necessary?)

Dynamic objects in the shaded areas



Timeline Comparison - Vanilla vs. Proposed read Path




How to Make it Happen?


Lightweight block I/O layer (or LBIO)

- Simple, but very interesting idea
- Preallocate a bunch of object
 - Single Ibio structure containing all information
 - Pre DMA-mapped page pool for I/O
 - Reduce locking and scheduling by mapping 1:1 pages to CPU cores and NVMe queues
 - Core x queue dimension

The idea is quite general and is used in many other systems like high-performance networking




Optimized Lightweight Block layer




- 0.18-0.60μs I/O submission latency in Ibio
- 83.4%–84.4% shorter than the original block layer


Rest of the File read Path

- How to do a fast file offset → LBA lookup? Not all mappings might be in memory and file system needs to do further I/O to look them up
 - a. **Solution**: when a file is open, preload the whole mapping in the memory
 - b. Memory consumption? Can be done selectively
- How to manage DMA-mapped page pool?
 - a. **Solution**: pick one, start using it, but asynchronously add another page
 - b. Solution: once I/O is finished, only unmap lazily when the new page is needed
- 3. Atomic page-cache insertion before I/O
 - a. **Solution**: well...there will be duplicate work, and we will discard it



Performance: Microbenchmark and RocksDB





- AIOS results in scalable latency gains with higher bandwidth
- RocksDB random read performance is improved by 11-32%

Implications of Fast NVM on Data Center





Mihir Nanavati, Malte Schwarzkopf, Jake Wires, and Andrew Warfield. 2015. Non-volatile Storage: Implications of the Datacenter's Shifting Center. Queue 13, 9 (November-December 2015), 33–56. DOI:https://doi.org/10.1145/2857274.2874238

Historically

CPU have been improving (Moore's Law and Multi Core scalability)

DRAM speeds have been improving (latency not so much)






Storage performance over time (4-6 oom)

Trends in the data center

- 1. The age-old assumption that I/O is slow and computation is fast is no longer true
 - a. this invalidates decades of design decisions that are deeply embedded in today's systems
 - b. Examples: use caching, prefetching, trade CPU for I/O (compression?)
- 2. The relative performance of layers in systems has changed by a factor of a thousand times over a very short time (this has never happened in computing before!)
 - a. this requires rapid adaptation throughout the systems software stack
 - b. Examples: PCIe/NVMe storage that exposed overheads in the software stack
- 3. Piles of existing enterprise datacenter infrastructure—hardware and software—are about to become useless (or, at least, very inefficient)
 - a. SCMs require rethinking the compute/storage balance and architecture from the ground up
 - b. Example: moving MySQL from SATA RAID to SSDs improves performance only by 5-7x, the raw devices might offer 10-100-1000x times better performance

A balancing act: Balanced Systems



What you should know from this lecture

- 1. What is NVM Express and why it was developed
- 2. What are the main feature of NVM Express
 - a. Multiple, deep queues
 - b. Memory mapped I/O submission and completion
- 3. What are the challenges with the scalability of the block layer on multi-core systems
- 4. What is synchronous (poll) vs. asynchronous completion
 - a. Why would you poll on a storage stack
- 5. What is Asynchronous I/O stack what did they propose and why it was beneficial
- 6. Changing trends inside a data center

Lecture Reading List

- High Performance Solid State Storage Under Linux, https://storageconference.us/2010/Papers/MSST/Seppanen.pdf, MSST 2010
- Xu and others, Performance Analysis of NVMe SSDs and their Implication on Real World Databases, ACM Systor 2015, https://dl.acm.org/doi/10.1145/2757667.2757684.
- A Comparison of NVMe and AHCI, https://sata-io.org/sites/default/files/documents/NVMe%20and%20AHCI_%20_long_.pdf
- Matias Bjørling, Jens Axboe, David Nellans, and Philippe Bonnet. 2013. Linux block IO: introducing multi-queue SSD access on multi-core systems. In Proceedings of the 6th International Systems and Storage Conference (SYSTOR '13). Association for Computing Machinery, New York, NY, USA, Article 22, 1–10.
- Jisoo Yang, Dave B. Minturn, and Frank Hady. 2012. When poll is better than interrupt. In Proceedings of the 10th USENIX conference on File and Storage Technologies (FAST'12). USENIX Association, USA, 3.
- Gyusun Lee, Seokha Shin, Wonsuk Song, Tae Jun Ham, Jae W. Lee, and Jinkyu Jeong. 2019. Asynchronous I/O stack: a low-latency kernel I/O stack for ultra-low latency SSDs. In Proceedings of the 2019 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC '19). USENIX Association, USA, 603–616.
- Mihir Nanavati, Malte Schwarzkopf, Jake Wires, and Andrew Warfield. 2015. Non-volatile Storage: Implications of the Datacenter's Shifting Center. Queue 13, 9 (November-December 2015), 33–56. DOI:https://doi.org/10.1145/2857274.2874238